I. INTRODUCTION
There are three design directions with Silicon Carbide (SiC) power device which basically reflect their advantageous performance compared to Silicon counterparts [1] . High efficiency, high temperature, and high switching frequency count as these directions. However, the current development status of the SiC devices does not contribute to fully utilize their superior characteristics. Several remaining issues dealing with either the device structures and performance or the gate/base driver designs must be solved in order for the SiC device to be commercially competitive. The SiC metal oxide semiconductor field-effect transistor (MOSFET), for instance, can be driven as easily as the Silicon counterparts. Nevertheless, the fabrication of SiC MOSFETs is far more complicated than the SiC junction field-effect transistors (JFETs) or the SiC bipolar junction transistors (BJTs) due to anticipated reliability issues of the gate-oxide layer at higher temperatures and the low mobility in the channel [2] , [3] . On the other hand, the fabrication of SiC JFETs is less complicated than SiC MOSFETs, but driving these devices efficiently is not a trivial issue. Especially, if normally-ON SiC JFETs are considered, a basic requirement for the gate driver is the protection against shoot-through currents. It must be noted 978-1-4799-0482-2/13/$31.00 ©2013 IEEE 251 that the performance of the normally-ON SiC JFET in terms of specific on-state resistance and saturation currents exceeds the corresponding performance of normally-OFF SiC JFETs [4] . Thus, the normally-ON JFET seems to be a favorable SiC device if minimum losses are required. However, gate driver circuits being capable of protecting the normally-ON SiC JFETs against shoot-through currents have to be designed.
Various solutions to the normally-ON problem have been presented so far. The cascade connection with a low-voltage silicon MOSFET is the most well-known solution [5] . However, an additional voltage drop is added due to the series-connected MOSFET, while the two devices must be perfectly matched in order to operate efficiently. Moreover, operation of the cascade configuration at higher temperatures is prohibited. Two other protection schemes against shoot through currents for voltage-source-converters (V SC) have also been shown in the literature [6] , [7] . Even though they both clear any shoot-through currents within a few hundreds of MS, they are not able to supply the steady-state power to the gate driver. Finally, a solution against shoot-through currents of normally-ON SiC JFETs when they are employed on a switch-mode power supply has been presented in [8] . Similarly to the previous solutions, this protection circuit is also unable to supply the steady-state negative voltage to the gate driver. This paper proposes a circuit solution which is able to handle the shoot-through current on the one hand, while on the other hand to supply the steady-state power to the gate driver. A detailed description of the design and the operating modes of the self-powered gate driver (SPDG) are presented above. An experimental verification has also been performed with the SPGD employed on a half-bridge converter.
II. SELF-POWERED GATE DRIVER CONCEPT
Two main design considerations must be taken into account when a smart gate-drive unit for normally-ON SiC JFETs is designed. The first one deals with the protection of the devices against the shoot-through currents when they are subjected to direct voltages. The second requirement is related to the steady-state power supply to the gate driver, which must be continuously supplied. Both of these two requirements are very crucial in order to ensure safe and robust operation of the system.
The presented SPGD concept basically consists of two switch-mode converters as shown in Fig. 1 . The start-up converter handles the shoot-through currents, while the steady state converter is able to supply the steady-state power to the gate driver. The input stages of both are directly connected in parallel to the main normally-ON SiC JFET, Jm. During the start-up process, the start-up converter utilizes a well-defined shoot-through current and generates a negative output voltage,
Vsu, which appears across the capacitor C1. This voltage must be more negative than the pinch-off voltages of Jm and Jaux, in order to ensure that the both SiC JFETs are turned OFF. Thus, the shoot-through current which flows through the main JFET, Jm, is cleared and the drain-source voltage equals the blocking voltage, as this is determined by the circuit parameters. As soon as the drain-source voltage of J m is high, the steady-state converter starts operating. In particular, the steady-state converter is able to start operating when the input voltage exceeds a certain voltage limit. Nevertheless, a certain time is required in order for the output voltage, Vss to reach the steady-state value. This might be due to the soft starting feature of the switch, the magnetization process of T IF2, etc. The negative output voltage, Vss, which appears across C2, is continuously supplied to the gate driver.
It must be noted that the start-up converter only supplies the integrated-circuit driver (IC-driver) due to the diode D3, while the steady-state one supplies both the IC-driver and the optocoupler. It is, therefore, obvious that during the start-up process the optocoupler is disconnected from the circuit and thus the input signal to the IC-driver is set to low. Consequently, the output of the IC-driver equals the low input stage, which in this case is the negative voltage Vsu. When the steady-state converter starts operating, the IC-driver and the optocoupler are both connected to the circuit and they are supplied by Vss. Therefore, the main SiC JFET, Jm, can be properly controlled by providing appropriate signals to 252 the optocoupler. The value of C2 is crucial and it must be chosen with care in order to keep the output voltage of the steady-state converter, Vss, approximately constant.
A detailed schematic diagram of the SPGD, showing the operating states of the start-up and the steady-state converters is illustrated in Figs. 2a and 2b, respectively. It is worth to mention that it is the combination of these two converters which is required in order to clear the short-circuit current and properly switch the SiC JFET. As can be seen from Fig. 1 , the start-up converter is basically a dc/dc forward converter without a freewheeling diode on the output stage. It consists of a normally-ON SiC JFET, Jaux, a current transformer T I Fl having a very high turns-ratio, a low-voltage diode Dl and an output capacitor C1. On the other hand, the steady-state converter is a dc/dc flyback converter which converts the high input voltage (blocking voltage across Jm) to a negative output low voltage which continuously supplies the gate driver. Similarly to the start-up converter, the steady-state converter is also connected across Jm. The vital components of the steady-state converter are the high frequency transformer T I F2, the low-voltage diode D2, the output capacitor C2, while the switching device is a Silicon MOSFET with an integrated duty-ratio controller, MI. This MOSFET with the integrated controller is able to operate when its drain-source voltage exceeds a certain voltage limit, which is determined by the manufacturer. The operating state of each converter is indicated with bold lines in Fig. 2 .
When the start-up process starts (J m is subjected to a dc-link voltage Vdc), a shoot-through current, 1J= is flowing through the main SiC JFET, Jm, while an almost equal current, 1 Jaux ' is also flowing through the auxiliary SiC JFET Jaux as it is shown in Fig 2a. The current which is flowing through Jaux is slightly lower than 1Jm due to the higher impedance of the branch consisting of the primary winding of T IF 1 and J aux. Considering that the turns-ratio of T IF 1 is high (l: 100), a low voltage drop across the primary winding due to 1 Jaux ' is converted into a higher voltage across the secondary winding. In this case, the diode Dl is forward biased and assuming that this diode is ideal, the capacitor C1 is charged up to a voltage level that equals the voltage drop across the secondary winding of T IF 1. This is basically the voltage Vsu, which has been already mentioned above.
The IC-driver is directly supplied with Vsu while the gate of the auxiliary SiC JFET is also directly supplied by this voltage. Assuming that the input signal to the IC-driver is low, the output voltage of it is also equal to the low-input voltage. Since a negative gate voltage is required in order to turn OFF the normally-ON SiC JFETs, the input voltage to the IC-driver is connected in such a way that the low input equals the negative voltage Vsu and the high-input stage is grounded. Hence, the main SiC JFET is turned OFF as soon as Vsu becomes more negative than the pinch-off voltage.
Similarly to this, Jaux is also turned OFF when the absolute value of Vsu exceeds the absolute value of the pinch-off voltage. Since both the main and the auxiliary normally-ON SiC JFETs are OFF, the drain-source voltage across them equals the dc-link voltage Vdc. The theoretical performance of the SPGD is presented in Fig. 3 . The first and the third traces illustrate the shoot-through current of Jm and Jaux respectively. A lower slope is observed for IJaux because of the higher impedance in the branch where Jaux is connected.
The second trace depicts the drain-source voltage of the main JFET, while the fourth and the fifth ones show the output voltages of the start-up and the steady-state converters respectively. Even though the current IJau.x starts flowing at tl, there is a certain time required in order to magnetize the transformer T IFl. Thus, the output voltage of the start-up converter, Vsu, appears across Cl at t 2 . At t3, Vsu equals the pinch-off voltage of Jm and the short-circuit current IJ= is cleared. If it is assumed that the two SiC JFETs have different pinch-off voltages, and especially that Jaux has a less negative than Jm, it is turned OFF at t4 as shown in Fig. 3 . As soon as the drain-source voltage of the silicon MOSFET Ml exceeds the limit at which it starts operating, the steady-state converter is able to continuously supply the steady-state power to the gate-drive circuit. However, a delay of the operation of Ml might occur due to the soft-starting feature. As can be seen from Fig. 3 , the steady-state converter starts supplying Vss at t6. Since the steady-state converter has started its operation, the voltage of the start-up converter decreases more and finally jumps at Vss at t7. This is due to the parallel-connection of the output stages of the start-up and the steady-state converter. It must also be noted that the diode D3 is forward-biased in this case and both the IC-driver and the optocoupler are supplied by Vss. Moreover, the auxiliary SiC JFET, Jaux, is continuously kept in the OFF state, while the main SiC JFET, Jm, is now able to switch. The switching process starts at ts as shown by the last trace in Fig. 3 , which illustrates the gate-source voltage of Jm.
Considering the analysis presented so far, it is clear that the proposed SPGD can operate as a protection circuit against the shoot-through currents, on the one hand, while on the other hand it is capable of supplying a steady-state negative voltage to gate-drive unit in order to keep the JFETs in the OFF state when necessary. Special care must be paid on the choice of the SPGD parameters in order to ensure a reliable and stable operation. Section IV deals with the parameters choice and dimensioning of the start-up converter.
From a first sight, it seems that using two normally-ON SiC JFETs the cost of such a gate driver is increasing. However, in the future, Jaux will have lower current rating compared to Jm.
III. EXPERIMENTAL EVALUATION
In order to show the performance of the SPGD, it has been experimentally tested on a half-bridge converter rated at 2. 5 kW and having a switching frequency of 50 kHz. A schematic diagram of the test circuit is illustrated in Fig. 4 . It consists of two main normally-ON SiC JFETs in a phase-leg configuration, where each of them is controlled by an individual SPGD unit. This half-bridge basically operates as a dc/dc step-down converter with a smoothing inductor, L=1 mH (8 A), and a resistor, R = 30 n, as the load. The start-up process is emulated by employing a silicon IGBT (IXYS, IXA55I1200HJ) and a start-up resistor, Rstart-up, which are connected between the dc supply and the half-bridge converter (Fig. 4) . Thus, the shoot-through current of the SiC JFETs is properly adjusted to certain values, which will not be destructive for the devices. Moreover, a mechanical relay (20 A277VAC, 20 A / 250 V) is also connected in parallel to Rstart-up. As soon as the SPGDs are fully enabled and they are able to supply power to the gates from the steady-state converters, the relay is closed and bypasses the start-up resistor. Tables I and II summarize the parameters of the steady-state and the start-up converters of SPGD and the parameters of the test circuit, respectively.
The start-up process is depicted in Fig. 5 . The shoot through currents IJm and IJaux are shown with the green and yellow lines, respectively. A slower slope is obtained for IJaux due to the series connection of the primary winding of T IF 1 with the auxiliary SiC JFET. Thus, the impedance of the auxiliary branch is higher than the main JFET branch. Table II , it is obvious that the total shoot-through current is well-limited, by means of Rstart-up to the rated current of one of the SiC JFETs. If very high shoot-through current is flowing, it might thermally destroy the devices before the start-up converter of the SPGD is supplying an adequately negative output voltage. Finally, the purple and the pink waveforms represent the gate-source and the drain-source voltages of Jrn, respectively. Fig. 6 shows the whole operation of the SPGD. The time intervals where the start-up and the steady-state converters operate are identified by arrows. The gate-source voltages of the upper and the lower main SiC JFETs are depicted with pink and yellow colors respectively, while the shoot-through currents of both devices are also shown. As soon as the steady-state converter starts operating, the mechanical relay is closed and thus Rstart-up is bypassed. At this point the half-bridge converter is ready to operate, and PWM signals are provided to the SPGDs of both the upper and the lower main SiC JFETs. The switching process is visible on the right-hand side of Fig. 6 , where the gate-source voltages jump from zero to a negative value and vice-versa.
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A closer view of the switching process is depicted in Fig. 7 the current of the upper device is also illustrated with the green line. This figure also proves that the proposed SPGD operates normally during steady-state.
IV. DIMENSIONING OF THE START-UP CONVERTER
Based on the analysis presented above, the most crucial part of the SPGD is the start-up converter. The steady-state converter is not able to operate unless the start-up converter has properly been activated. Hence, the normally-ON SiC JFETs will be always kept in the on-state and the shoot-through current will continuously flow. It is, therefore, necessary to design the start-up converter is a such a way that:
• it will properly turn OFF both Jm and Jaux when the start-up process is initialized, and • it will be able to keep them in the OFF state for a certain time period until the steady-state converter starts operating.
Especially, the second constraint is very important when the steady-state converter faces a delay in the activation process (soft-starting characteristic, etc.). This reveals that the start-up converter must be able to supply adequately enough energy in order to keep both JFETs in the OFF state until the steady-state converter starts to fed power to the gate circuit. Even though the normally-ON SiC JFET is a voltage-controlled device, a low gate current is necessary in order to compensate for the power losses in the driver as such and in the gate-drive circuit. This counts as the reason why the value of the output capacitor of the start-up converter Cl must be properly selected.
A detailed schematic diagram of the start-up converter which is connected across the main SiC JFET, Jm, is illustrated in Fig. 8 . As can be seen from this figure, the most vital components that govern the relation between the shoot-through current IJaux and the output voltage Vsu are TjFl and Cl. Considering that L1 is the inductance of the primary winding of TjF1, the output voltage of the start-up converter Vsu can be written as a function of I Jaux :
Assuming that the turns-ratio of T jF1 equals N 1 : N 2= 1: 100 and that the parameters of the core are kept constant, Fig. 9 depicts a graphical representation of Eqn. (1). As expected, when the shoot-through current is increasing, the required value of C1 in order to obtain the same voltage must also be higher. This also results in a higher amount of stored energy in C1. However, if the shoot-through current is very high it might thermally destroy the devices. This situation is even accentuated in the case where the SPGD is not properly activated. It is, therefore, necessary to investigate different ways in order to reduce the shoot-through current without affecting the performance of the start-up converter.
Considering that a toroidal ferrite core is used for T IF 1, Eqn. (2) gives the inductance of the primary winding as a func tion of the cross-section area of the core, Are, the characteristic length, lfe, the permeability of the air and material, f.Lo and f.Ln respectively, and the number of turns, N 1. shows Vsu as a function of the output capacitance, C1 for a shoot-through current equals IJ aux =1 A. Each of the lines corresponds to a different cross-section area of the core. However, it must be noted that the characteristic lenght of the core has been kept constant and the permeability was set to f.Lr=1000.
From this figure it is shown that even with a very low shoot-through current, the start-up converter can be properly activated and turn OFF the normally-ON SiC JFETs. Nevertheless, it must be mentioned that the capacitance value of C1 must always be chosen with respect to the stored energy. Thus, the start-up convert will be always able to keep both JFETs in the OFF state until the steady-state converter is fed power to the gate-drive circuit.
V. CONCLUSION
A circuit-level solution to the "normally-ON problem" of SiC JFET has been presented. The proposed SPGD is not only able to turn OFF the shoot-through current within a reasonable time, but also, it supplies the steady-state power to the gate driver by means of a negative voltage source. By utilizing the energy of the shoot-through current, a negative gate-source voltage is produced using the start-up converter. From experiments, it has been shown that a time of approximately 15 f.Ls is required in order to clear the shoot through current. However, the shoot-through current must be properly chosen in conjunction with the circuit elements of the start-up converter. Various design considerations for the start-up converter of the SPGD were also presented. From calculations, it was shown that even a very low shoot-through current might be able to properly activate the start-up converter and supply a adequately negative voltage to the gates of Jm and Jaux.
A basic limitation of the SPGD deals with the path impedance of the shoot-through current. This impedance must be kept low in order to obtain a fast slope of the shoot-through current. Assuming, for instance a dc/dc boost converter which has a large impedance in the input (inductor), the SPGD will take longer time to be active, which might result in thermal destruction of the SiC JFETs. All in all, besides the good performance of the SPGD, three design limitations regarding the design and operation of the SPGD have been reported in [9] .
